Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My comparator is intended to be used in a single-slope ADC,which resolution is 10 bit.
Maybe some offset cancellation tcheniques need to be used in my design.
The propogation delay of the comparator is less than 20ns.
The input range is about from 1V to 2V,and minimum resolution shoulde be...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
