Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for your reply,
I have attached the image showing how the small size (50um*50um) sensing PPN pixels are connected together to build up a large pixel (e.g., 300um*300um). Since the outputs of them are conencted together, any concern about charge sharing or other problems when TGs are on to...
Hello everyone,
I need to layout one pixel 300um*300um pinned photodiode which is quite large. I was wondering if anyone let me know it is possible to come up with small pinned photodiodes in parallel (50um*50um). Would there be charge sharing effects or any problems? I will use it with a dummy...
Hello,
I want to simulate a continuous time sigma delta modulator SNDR with Monte-Carlo simulation in Cadence and see the histogram of the SNDR so as to figure out how the device mismatches impact the modulator performance. I have the output bit stream of the modulator quantizer, I have no idea...
Synopsis produces both Verilog and VHDL. I am not sure the Verilog file is necessary to sue! only the VHDL file is ok. However, I try to runt he simulation with verilog, but I got the same error.
I am using the following scripts which is inserted in Synopsis to produce the gate level VHDL (and Verilog) file:
sh rm -Rf Work
sh mkdir Work
define_design_lib Work -path "./Work"
analyze -format vhdl -lib WORK ../HDLs/LIA_FSM.vhd
elaborate LIA_FSM -arch "LIA_FSM_arch" -lib DEFAULT -update...
Here is my synthesized code (gate level code):
library IEEE,tpz973g,prim;
use IEEE.std_logic_1164.all;
use tpz973g.all;
use prim.all;
package CONV_PACK_LIA_FSM is
-- define attributes
attribute ENUM_ENCODING : STRING;
end CONV_PACK_LIA_FSM;
library IEEE,tpz973g,prim;
use...
I have already done the behavioral simulation and there is no problem. I am at the gate level step (the code is synthesized by Synopsis) and I get stuck in this step.
I am following a digital design flow in 0.18um TSMC CMOS. After synthesizing my VHDL code by Synopsis, I want to do a simulation in the gate level but I am facing with the following errors.
ncvhdl: 08.20-s024: (c) Copyright 1995-2010 Cadence Design Systems, Inc.
ncvhdl: 08.20-s024: (c)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
