Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello friends
can anyone help in designing the digital phase lock loop using verilog hdl
as i could able to design the digital circuit and verilog code but could able to get the correct output
how the phase detector output is given to low pass filter.
the low pass filter i am using it as...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
