Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, thanks for your response.
For the unclear part,I impose during the routing phase no level 4, 5, 6 (with createRouteBlk). But, after, when i generate the LEF corresponding to this block, I have an obstruct for the level 4, 5, 6 for the entire area of my block in spite of this level are not...
Hello everyone !
I am new on this forum.
I am working on the design of a MPSoC including 30 cores of microprocessor. So, this design is hierarchical and i do a bottom-up place and route. First, I place and route the RAM and the cores of processor. With SOCE, the output of this place and route is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
