Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hold time always less than setup time
I think they have no relationship.
at synthesis stage, more concern on reduce path timing, so setup uncertainty is more important to add margin to design.
hold is easy fix, so less important,
when do timing check, you should set a more consertive hold...
there is a book hardware verification with C++,
and also you can use mentor's AVM it have systemC library.
assertion, do you really use it?
I think it doest useful.
yes, coreConsultant doest need license.
what I mean JPEG 2000 package is JPEG2000 IP package.
I am searching a JPEG2000 IP.
if you have we can exchange.
Actually , they must use coreTools, you can send mail
to solvnet@synopsys.com,
do you have jpeg2000 package?
Added after 31 seconds:
coreConsultant doest need a license
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
