Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by masummist

  1. M

    Better way for Inverter Layout design

    Hello, Could anyone please tell me which one is optimized and better way to design an inverter layout? Inverter Dimension PMOS width is 4u NMOS width is 2u Thanks
  2. M

    KLayout Installation in Windows

    Can anybody tell me the right procedure of KLayout software installation for Windows?
  3. M

    Which is a better aspect ratio?

    I need to know the convenient value of aspect ratio that is better for a block in a chip. If I design a block with the following ways 1. aspect ratio = 1 2. aspect ratio < 1 3. aspect ratio > 1 Which will be better for my design ??? Thanks
  4. M

    Place and Route Configuration File

    What is the necessity of the configuration file (.conf) in Cadence Encounter ???
  5. M

    Dishing Effect Query

    Thanks Gayathri and kenambo :)
  6. M

    Dishing Effect Query

    Can anyone tell me what is dishing effect? Thanks
  7. M

    Layout Optimization Technique

    Thank you jirika for your reply. Could you please give me any reference link where I can find some information to make me clear conceptually? Thank you again.
  8. M

    Layout Optimization Technique

    What is the most efficient way to compact a layout design? Please anyone help me to find it out.... Thanks
  9. M

    Layout Optimization Technique

    What is the most efficient way to compact a layout design? I have searched a lot but haven't got any appropriate answer. Please let me know something about that....
See more

Part and Inventory Search

Back
Top