Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello,
It seems that these opens are nothing but the 2 source fingers of the same MOS. I am connecting these sources manually with M1. However, Connectivity check against source gives incomplete nets:
Open on net 'Vdd' between:
- InstTerm of terminal 'S' of instance 'MP0(0)'
- InstTerm of...
Hello,
Is there any way to separate grounds in an analog IC.
I made gnd_x ( ; x = the block number) pin for each block in the circuit but since these grounds are connected to the guard rings of nmos s and that nmoses are built directly in the substrate, I get shorts involving these ground nets...
Hello,
Is it possible to connect a pdiff gard ring around a NMOS4 to a potential different from ground?
I tried it anyway and have gotten this DRC error:
"VART MIN_Element Rule : vart min length = 2.0" besides that of a "BAD_NWELL_WELLTAP_MULTICONN_ERC"
I appreciate any suggestions ...
Thanks
Hello,
When editing a group of pmos surrounded by a MPP guard ring in the pane style I get a warning
*WARNING* (GE-2190): The current probe is a limited probe and has reached the maximum number of probed shapes (1000).
This may lead to an inaccurate probing display.
And then All GRs are...
Hello,
I am using nmos4, pmos4 in the layout as well as in the schematic but it seems that the layout doesn't consider the Bulk terminal!
I noticed that if I used the by default GR that comes with the nmos4 or pmos4 parameters, it will be considered as the Bulk terminal even if I don't check...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
