Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by MarkPh

  1. M

    "High level synthesis" - the beginning and varoius tools

    The one I use is Instant SoC. I use it in almost all my projects. I'm using Xilinx Artix and work in Windows (Vivado). It is very easy to use. Typically I have a couple of these in a project. You need to run it from VSCode which I found to be a very good editor.
  2. M

    Implementing a TCP/IP ethernet protocol within the KINTEX-7 GTX

    FPGA Cores has cores supporting Ethernet and TCP. I guess you could use the GMII_INT versions. These cores are free to download. However I have never used them on Kintex only Artix and Spartan.
  3. M

    Which free editor is best for VHDL/Verilog?

    I use VHDL LS for VHDL. I don't do much verilog Instant SoC uses C++ and then I use C/C++ plugin. If you find any better let me know :)
  4. M

    Which free editor is best for VHDL/Verilog?

    Notepad ++ is a very good editor. NP++ has been my favorite editor for years. I use Visual Studio Code more and more and today that is my favorite editor. VSCode is getting better very fast and there are a lot of plugins. One reason I start using VSCode is that I use Instant-SoC to generate VHDL...
  5. M

    Interface between c# GUI and FPGA

    Hi @FlyingDutch, I have tried Instant SoC on several boards, mostly with Xilinx Artix and then build it with Vivado. E.g. I have used it on Arty A7, Nexys DDR. On these it works really great. Very fast and easy to work with. I have also used it a lot on the board we have designed. No problems.
  6. M

    Interface between c# GUI and FPGA

    If you want to do it very fast you can use Instant SoC. You simply write a few lines of C++ code and the tool generates the VHDL code. There are ready UART classes etc. Here you can see an example using UART.
  7. M

    [SOLVED] Why some modules don't appear in the Netlist after synthesis using Vivado 2019.1

    Look at KEEP_HIERARCHY e.g. http://www.xilinx.com/support/answers/54778.html
  8. M

    Xilinx Virtex 5 vs. Xilinx Spartan 3e 500k

    Hi, In practice: In general Virtex has more resources and the boards are equipped with more connectivity and if you are going to do image processing more internal BRAMs can be useful. You can do both Image processing and voice encryption with both. However I really think you should consider...
  9. M

    Programmer and Logic Analyzer question

    I use the logic analyzer from FPGA Cores. It is free to download and use. I have used it on a Spartan6 tqfp however I think you will need a LX9 to fit all ethernet stuff and some room for your stuff. You can also use the LA in an Artyboard or something like that and wire it to your board. You...
  10. M

    Programmer and Logic Analyzer question

    Hi Ken, are you going to connect your CPU with FPGA dev board like Artyboard or are you going to design a custom board with CPU and FPGA on the same board?
  11. M

    help regarding fpga implemetation

    Hi Kumar, Is serial Gigabit Ethernet a requirement? (I assume you referring to SGMII interface) Or is it ok to use other interfaces like RGMII or GMII or even 100Mbit RMII/MII? Is it real-time voices or recorded voices? When I read what you are going to do I should have used an Ethernet core...
  12. M

    AXI 4 Stream Data Width Converter

    Hi Vlad, the AXI4 Stream transfer takes place when both ready and valid is '1'. In this case you look at valid and set ready to '1' and increase the counter. However the sender waits for ready = '1' before it change data. So you will read the first byte twice. I suggest in this case that you...
  13. M

    AXI 4 Stream Data Width Converter

    Hi Vlad, Answer to 2. No, you should use the same clock as you are clocking the Ethernet core. The AXI4 Stream interface to the core uses that clock. Cheers
  14. M

    choosing high speed data storage element

    Hi Amin, are you designing your own hardware or do you want to do it with an existing board? What FPGA? GTPs? Is saving data on a PC considered as non-volatile? What safety (missing samples ) is the requirements? I have done similar with different methods: * FPGA board with PCIe transferring...
  15. M

    What is Most Economic FPGA?

    Hi Zerox100, What are you going to build? Requirements? It also depends on number of units to manufacture. Sometimes modules are most economic. Cheers

Part and Inventory Search

Back
Top