Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
tie low cell
Hi,
I don't know why tie cell can be used for ESD. Basically, we add some special circuit on pad for ESD protection. Tie cell is used for DFT, because if we directly connect the inputs of std cell to 1'b1 or 1'b0, it will cause some issues for DFT
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
