Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can I estimate ring pll jitter by measuring ring VCO tuning voltage ripple?
After measuring loop filter output voltage : Vtune average and Vtune peak voltages for locked PLL
Calculation:
VCO average freq = Fvco_av [Hz] = Vtune_av [V] * Kvco[Hz/V];
VCO average period =Tvco_av= 1/Fvco_av [s]...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
