Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have posted all my code. It is in my first post.
This code is a try that I do so as to make the operation of the addition and I tried to do it because I try to write a code and there the variable 'met' is a fixed point number and I added it with a fixed point number.
Thank you TrickyDicky for your reply..Sorry that I did not mention it but yes the error is in the line met <= met + 1..
I read carefully your answer and thank you for your information about what is happening in my signal..What change do you think I have to do?
Should I change the type of "met"...
Hello,
I have written the following code but I do not take the right results from the addition: met <=met+monada;
I think that the problem is that I have the signal met twice.
Specifically, I take that the output nn is equal to 1..
At first I had that my signals and the output are this type...
Hello,
I have written a matlab code and I try to produce a vhdl code by using the hdl coder. The problem is that the following error is appearing during the procedure of the code generation. "Found an unsupported unbounded loop structure. This loop may be user written or automatically generated...
Sorry but I do not want anyone else to do my work. I only asked a specific question so as if someone knew to help me how to solve my problem.
I did not say that I cannot understand Vhdl. I only said that I am more familar with matlab so I would prefer to do any changes in my matlab code, if it...
Thank you for your reply. The problem is that I am not familiar with vhdl so I would like to avoid doing changes in the vhdl code or writing it alone from the beginning.
However, I can quote my vhdl code If you or someone else can help me.
Hello,
I have written a matlab code and after that I used the hdl coder so as to convert my matlab code to vhdl code. Then I used the Quartus so as to run the vhdl code which had been produced by the hdl coder. The problem is that the waveforms in quartus showed that my output gave zero...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.