Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
parallel shielding
I have several "quiet" signals need to be shielded by ground in a mix-signal chip with UMC 6 metal process.
For better result, a designer proposed that the signals should be shielded be 4 walls-- 2 vertical metal layers running below and above , 2 parallel running along...
Guard Ring
Both of them can protect circuitry from latch-up. Guardring can also isolate sensitive analog from noisy digital circuit. And please note that sometimes double guard ring is need to implement for better protection.
There's a DRC rule in UMC13 pad layout:
The minimum metal space between two pads is 6 um while the min space between the pad metal and core circuit metal is 10 um. Why ?
I appreciate your help.
Hi,
I am a new grad with a degree of MSEE and looking for a IC layout job position in America. Prior to my graduate study, I have been working as an IC layout engineer in China for about 3 years. I find my true interest is still IC layout related feild. I kept sending resumes these days but...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
