Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Tools and Tech:
ST 65nm | LIBERATE Library Characterization Platform (x86_64) 12.1.4 (altos 121) | Cadence Virtuoso 6.1.5-64b | Calibre Interactive - PEX v2012.4_16.11
I am trying to characterize a full custom designed cell.
Parasitics are extracted using Calibre Interactive - PEX...
I am using a memory IP block from STM. The manuals of the memory IP has talked a lot about Synopsys Technology File (STF), though, with no info on how and where to use it. Among all files related to the memory IP, I could find a template.stf file.
any idea if Synopsys Technology File (STF) is...
Synthesizing the IP block, almost all paths to the IP are unconstrained. there is no mismatch between netlists and sdf file. All those errors when reading sdf file are starting from the line that the file is going to address the ABSOLUTE DELAY and TIMINGCHECK of the IP block.
Although, it is not...
TOOLs and Tech: Questasim 10.5c-2 / Synopsys design_vision I-2013.12 / STM 65nm
Hi
I am running some timing simulations on my design and have some doubts and issues with the results.
1- My design is synthesized with Clk_Period = 2 ns and the timing report of the design shows it could meet the...
Thanks for your reply.
I am wondering how this effect can be avoided, meaning in synthesis flow how I can control the paths somehow to avoid receiving some invalid midterms. To my specific design application, any wrong or invalid output value is a killer (as long as the output port is stable and...
Tools: Synopsys design_vision 2013 / Questasim 10.0d / tech ST65nm
I have several issues with simulation of my synthesized netlists from design_vision.
1- As a simple design, I synthesized a generic multiplier. Behavioral simulations go well, simulation synthesized netlist, the simulator...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
