Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Adding a code like this will create a feedback path in real hardware. Does this feedback path will create any problems?
else begin
alternate_regfile <= alternate_regfile;
primary_regfile <= primary_regfile ;
end
Hi Eng Han,
Please forgive my ignorance. I have one doubt regarding the statement SDFFRX1 ( .SI(en), .SE(din), .D(1'b0), .CK(clk), .RN(rst_n), .Q(dout)); == SDFFRX1 ( .SI(din), .SE(en), .D(1'b0), .CK(clk), .RN(rst_n), .Q(dout));
As per the RTL whenever the en == 1'b1 dout <= 1'b0; As per the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
