Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
vsim-sdf-3250
Hello friends,
Please help in doing a timing simulation on gatelevel verilog netlist and back annotated SDF file.
I am getting the following error:
===================================================
** Error: (vsim-SDF-3250)...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
