Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mahgoub

  1. M

    fpga vhdl artificial neural network

    you can use a reusable neuron architecture where you only need a few neurons to implemnet the architecture there will be a control unit to use theses neurons as a hole neural network
  2. M

    Looking for the drc rule file and lvs file for umc130nm technology

    i need the drc rule file and lvs file for umc130nm technology very very badly i will be so greatful if any one can help me (please) the files inside the kits folder if any one offers help i will send the full extention of the files please please please
  3. M

    How to correctly calculate the sfdr in Cadence?

    when i use the dft function in cadence to calculate the sfdr i get frequency components outside the bandwidth that we working on is that normal if not can any one explane to me the right way for this simulation
  4. M

    Question on INL DNL measurement

    you may try some samples and test the difference between the output and the input but it will not be accurate i may believe that the inl and dnl simulation may take a day
  5. M

    What does the term "(maximum) update frequency" for a D/A converter refer to?

    DAC update frequency it is equivalent to sampling frequency in dac
  6. M

    How to measure DAC DNL & INL?

    how to measure dnl of dac? inl in dac depends on mismatch so you can simulate it, whatever the inl is the difference between the output signal and the required output
  7. M

    FFT ANALYSIS IN CADENCE SPECTRE

    there is no fft in spectre ther is dft which you can use first you need an ideal dac you can write the dac equation on the calculator (weight each bit) then you run SFDR simulation you enter a full sine wave and put the ideal dac behind the adc and take dft for the output
  8. M

    How to simulate SAR ADC

    sar adc transfer function there are tools for mismatch simulation like montecarlo in cadence or you can estimate by your mind how the offset will afect your simulation
  9. M

    Who Can Solve this ADC Puzzle !!!

    why it can not be just wrong
  10. M

    [SOLVED] Need SAR ADC model in Mathlab

    SAR ADC it here some where in the forum
  11. M

    Question about using nyquist rate in ADC

    nyquist rate in adc nyquist should apply on any adc
  12. M

    THD-cadence simulation

    thd calculation using cadence try to simulate an ideal wave to find how the thd software is written
  13. M

    How to simulate an analog DAC??

    all you have to do is increment the input sequence of the input for example 3-bit adc (000-001-010..... and draw the output
  14. M

    How to solve glitch in current steering DAC?

    cs steering dac you may use sense amplifier which can be designed same as latched comparator
  15. M

    Can we do offset cancelling like this?

    i think it can be done but in the moment you want to estimate the latch offset you have to break the latch feed back so the latch works as an amplifiert

Part and Inventory Search

Back
Top