Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
No, I gave up on that. I even contacted MOSIS in this regard, but the kit is designed in this way.
It is better to choose large devices and put them close to each other to solve the matching problem in this way if you can.
Thanks,
Mahdi
Hi,
I have problem adding dummy gates in two sides of my main RF transistor on the same RX area.
When I add dummy gates in two sides of the RF NMOS/PMOS transistors the LVS is not clean any more while I have considered the added transistors on the schematic.
In LVS log file it says: "1...
Re: can anybody help me to understand how this circuit works
Q7&Q8 are output transistors in push-pull form . two 100 Ω resistors are for protaction against short circuit at the output. the capacitor is for frequency compensation. all diodes are for biasing. this is AB class of amplifiers
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
