Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by mahdi.nazemi

  1. M

    Synopsys Design Compiler - Ungroup Synthesized Designs

    Do you mind sharing some pointers to how I can work around it? Is there a set of commands I can use to solve this problem?
  2. M

    Synopsys Design Compiler - Ungroup Synthesized Designs

    I have a large multi-input multi-output design where each primary output is written in terms of primary inputs. Because the design is so large, DC is unable to synthesize the circuit. A straightforward solution is to synthesize each output individually and later, synthesize the bigger design by...

Part and Inventory Search

Back
Top