Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi friends,
I want to know how can I find out the area of sub-modules of a Verilog design using Synopsys design compiler.
Please let me know if you have any questions.
Hi everyone
I am looking for AMD Southern Island (Radeon HD 7000 Series) and Evergreen (Radeon HD 5000 Series) components area. For example L2 Cache, D-Cache, Hardware Thread Context, I-Cache, Lane, Floating Point Unit, Integer Unit. I’ve searched for it but I can’t find the answer. I...
Hi everyone
I am looking for AMD Southern Island (Radeon HD 7000 Series) and Evergreen (Radeon HD 5000 Series) components area. For example L2 Cache, D-Cache, Hardware Thread Context, I-Cache, Lane, Floating Point Unit, Integer Unit. I’ve searched for it but I can’t find the answer. I...
Hi everyone
I am looking for AMD Southern Island (Radeon HD 7000 Series) and Evergreen (Radeon HD 5000 Series) components area. For example L2 Cache, D-Cache, Hardware Thread Context, I-Cache, Lane, Floating Point Unit, Integer Unit. I’ve searched for it but I can’t find the answer. I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
