Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I think the jitter you've got is the vco jitter. and in a pll, the noise of vco in low freq can be filtered by the loop bandwidth,and the noise in high freq should be much small. So the invaid freq should start from the pll f-3db, and the maxium should be less much less than the freq of osc ...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
