Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi All,
I want to know what are timing checks in testbenches (VHDL, Verilog or System C)? types of timing checks that exists? How to implement it in any one of the above mentioned HDL languages?
Thanks,
Madhu
Hi,
I need the Basic information about BOC modulation. Can anyone help me with the some ebook, material, or any IEEE papers.
Regards and Thank you,
Madhusudhan Prabhu
tcl parameter passing
Hi,
I want to know how we can pass the parameters to a TCL file and also how we can access those parameters inside the TCL file.
Ragards,
Madhusudhan Prabhu
Hi,
I want to pass parameter to a tcl file.
e.g.
test.tcl file contains:
set i [lindex $argv 0]
When I use the following command : source test.tcl 9
on the TCL prompt it gives an error.
tcl prompt:
% source test.tcl 9
wrong # args: should be "source fileName"
Please somebody...
I need verbose history of development HDL(Hardware description language) like VHDL, Verilog, System C etc.? Please I need some pointer(link) or document available on that
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.