Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by macrodesigner

  1. M

    performance modeling for processors, GPUs

    Any good materials on performance modeling for processors, GPUs? I want to learn this skill set in order to analyze chips at a much higher level of abstraction. All I know people say that you need skills like computer architecture and C++. Any good links/ebooks ( links) will be appreciated. Thanks
  2. M

    Finfet different vt

    Thanks, @dick_freebird after you mentioned about threshold implantation layer. I got this patent from TSMC regarding the different vt fabrication process. https://patentimages.storage.googleapis.com/e5/25/57/d1c96b8c9f5ca3/US20170033106A1.pdf Thanks Sushil
  3. M

    Finfet different vt

    Thanks for reply @ThisIsNotSam. My question is more inclined towards what causes different vt in finfet nodes other than tox.
  4. M

    Finfet different vt

    Hi All, I am trying to design SRAM memories in finfet nodes. i can see there are multiple vt types in library ( svt,lvt,ulvt). what parameter causes to have different in finfet devies. I know oxide thickness (tox) is one parameter and not sure about doping dependence ( this was the case in...
See more

Part and Inventory Search

Back
Top