Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi jjx,
Thanks for the asnwer. Is it possible that you can give one simple exampe of "overdesign of the circuit"? Or few key words will be fine. I can google and study it myself. Thanks again!!
Hi all,
Firstly, I'm a foundry process engineer, with very limited knowledge about circuit design. My question could be silly. Please kindly give me indications easier to understand. :-)
I'm told that good process variation control can save chip size, but I don't really know the reason. I...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
