Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by m_kuty

  1. M

    [SOLVED] the High speed op-amp

    thank you for information, but I meant by the definition of "high speed" of op-amp, speed for what
  2. M

    [SOLVED] the High speed op-amp

    Thank you, the bandwidth means unity gain bandwidth.
  3. M

    [SOLVED] the High speed op-amp

    Hi everyone, It is silly question, What dose mean the "High speed" operational amplifier? the meaning of high speed
  4. M

    [SOLVED] minimum supply voltage

    Thank you for all you reply, You mention, Vgs and Vdsat, and these voltage should referring for transistor for taken account. pls can you be more precise. to understand the entire circuit.
  5. M

    [SOLVED] minimum supply voltage

    In textbook doesn't mention any voltage range, it is a general
  6. M

    [SOLVED] minimum supply voltage

    Hi everyone from textbook, the schismatic as attached is class-ab, and mention the minimum supply voltage. what dose mean that, and which transistor referring by The minimum supply voltage of the output stage equals two stacked gate-source voltages and one saturation voltage, which makes it...
  7. M

    Class Ab amplifier second stage

    Thank you for reply, but why there are splitting to capacitors, also this mention in (Compact Low-Voltage Power-Efficient Operational Amplifier Cells for VLSI) for Huijsing
  8. M

    Class Ab amplifier second stage

    Hi Everyone :-o Why in class-ab amplifier second stage of two stage amplifier there are two of miller capacitors or two cascode miller capacitors. I have looked to the r/r amplifier (see attachment) :wink::wink:
  9. M

    phase Margin and low power

    I don't Know what are you meaning by part number? The op-amp is a two stage CMOS amplifier and I am using cadence for simulation phase margin.
  10. M

    phase Margin and low power

    Thank you for reply I Know the structure of the op-amp but I need to know what is the relationship between phase margin and he power (or current) consumption.
  11. M

    phase Margin and low power

    inverting circuit.:-P I would to know why the phase Margin changing if I change power supply? thank you:clap:
  12. M

    phase Margin and low power

    Hi I have op-amp circuit and there is changing in phase margin with different power supply. My question is 1. why is it changing? 2. is this related to the power (or current) consumption. and How? 3. is there any reference to go back for it?
  13. M

    Common Mode feedback circuit

    Thank you for reply, Yes I looked to them. but I didn't Find my answer. The problem is Tran analysis goes in wrong way. I tried to simulated as the circuit (attachment) and the result. I don't not when are the errors
  14. M

    Common Mode feedback circuit

    Hello everyone I trying to design Fully differential Amplifier and I am stock in Common Mode feedback circuit. what should be the gain of Common Mode feedback circuit , unity, positive or negative dB.
  15. M

    [SOLVED] The open loop DC gain

    Thank you everyone and who has been contributed to answer my questions. is there any disadvantages for using this particular circuit. I need more about the Vdd/2 on non-inverting. more expansions - - - Updated - - - To measure the DC gain in the open loop for this circuit is the output node...
See more

Part and Inventory Search

Back
Top