Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
QQ group number for analog design issues discussion : 17359730
this group is for analog designers' communication more conveniently
join in us ,right now :)
it is said that bandgap voltage should always be the same for the same technology ? while i did not understand that ? in my design, bandgap voltage would be a litter different ,just as the bottom pic shows
Hi,all
i'd like to inquire about why Vc1 (the terminal at the output of opamp ) need no compensation ,since the output of opamp links to the the gate of the PMOS,that is two stage opamp, i think it should add compensation.
anyone could help, thx a lot :)
Hi,all
i am designing a ldo now , and it is used in a sim-card for cell-phone. that is ,battery supplies for the ldo. i wonder how much my PSRR of ldo should be in this application.
anyone having this experience could help me ? it is much appreciated. thx a lot .
BTW: the maxmum load current...
ldo design psrr
hi,all
i have some questions about psrr in ldo design
1. if there are 3 sub-modules in my ldo , then psrr of ldo depends on the minmum psrr of the sub-module ,is that right ?
2. first i checked my bandgap's psrr. i wanna a psrr of 60db@10k,however ,in my design, only 57db@10k...
i run a simulation, and results shows it is a low impendance pole for sure. and it will not affect the circuit stability. but by hand calculation. the impedance at this terminal is 1/gm, which is over 100K, and fd=1/2pi*RC,which is far smaller than the simulation results. anything wrong with my...
I'd like to simulate the transient respondes of LDO when load current changes from 1mA to 20mA. but how to control the output current in transient
many thanks in advance
Added after 5 hours 19 minutes:
it is said that it could done by control the gate of NMOS which series with resistance...
thx u for ur help
and also i got another way to evaluate zero, that is ,as we know,there is two branches from input to output, when the current through two branches is equal,then we can acquire zero
Hi,all
in some application,to ensure the stability,i like to get rid of pole while keep zero . but i donot know how to achieve that. anyone could tell me ?
another question:
how to acquire the zero expression without deducing transfer function.
thx a lot
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
