Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by lwjbh

  1. L

    question!the unity-gain bandwidth of common-mode feedback

    hi,guys,please help me! Recently i have read a paper about gain-boosted operational amplifier. It said" A general criterion for preventing the common-mode feedback loop from slowing down the amplifier is that the loop unity-gain bandwidth should be at least 50% of the main amplifier loop...
  2. L

    Should Vgs-Vth>3*VT? and also vdsat?

    thanks,erikl,gm=Id/(Vgs-Vth),if i want to get bigger value of gm/Id,i should make Vgs-Vth smaller,but i am afraid i can not get the correct simualtion result as the mosfet operates in the transition region,the bsim3 has not an accurate model for that mosfet.what should i do?
  3. L

    Should Vgs-Vth>3*VT? and also vdsat?

    thanks erikl,but if in order to operate a mosfet in saturation,is it necessary to make Vgs-Vth>3*VT?I mean that in short channel ,the Vdsat is not equal to Vgs-Vth,if i want to ensure the mosfet operate in saturation,i should make Vdsat or Vgs-vth>3*VT?
  4. L

    Should Vgs-Vth>3*VT? and also vdsat?

    hi guys,in most cases,wo should make vdsat>3*VT,is it necessary to make Vgs-Vth>3*VT,if not,what is the proper value for the Vgs-Vth?thanks!
  5. L

    about KT/C noise in circuit simulation

    sc circuits ktc noise maybe you should make the PSS simulation to check the noise
  6. L

    CMFB loop gain and phase margin

    pole zero doublet gain boosting waiting for the answers
  7. L

    How to simulate the SNR and SFDR of DAC?

    about SNR and SFDR! ideal ADC + actual DAC the input signal is sine wave then fft the output signal of the DAC
  8. L

    PSRR calculation for low voltage bandgap ref

    psrr dc in db do dc analysis sweep the vdd then use the formula which was mentioned by erikl
  9. L

    How to set the common mode feedback loop ?

    you should set the voltage to the point which can make your circuit works normally.
  10. L

    Two-Stage OPAMP noise

    200hz .the flicker noise might be prominent
  11. L

    some urgent questions

    1.because the rout is about gm*ro1*ro2,the equivalent input noise current is too small 2.can not follow u 3.the same as the calculation of OP 4.for high frenquency,wo should consider those capacitor,because the fluctuation of the source can effect the circuit through those capacitors...
  12. L

    frequency of op-amp in bandgap reference

    Phase margin or stability should also be considered
  13. L

    High gain opamp with telescopic first stage and a common-gate second stage

    high gain opamp maybe what you said is just a folded-cascoded circuit...

Part and Inventory Search

Back
Top