Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, i try to make a waveguide bandpass filter for 1~1.5 GHz
I am searching waveguide filter design tools. but some tools support above 10 GHz.
Is there any waveguide design guide or tool for 1~1.5 GHz band pass filter.
Also, it should be easy to implement the filter.
Thank you.
Hi I try to do post-layout simulation using spectre.
Because the entire chip size is very large, the calibre cell size extracted PEX is also large.
So i want to set the Minres and Mincap value to reduce the number of parasitic elements.
Please give me a guide how to choose appropriate Mincap and...
Hi, i have a problem in Post layout simulation using spectre.
After transient simulation, the output .psf file is generated about 100 GB. But the outputs i defined in ADE setting is just 100 MB.
I think all data of parasitic element are saved.
how can i reduce the simulation results file. i...
Hi i am using HSPICE and CosmosScope to simulate the circuit and to plot the data.
I have a question how to plot the phase of par('equation')
For example, the magnitude ' i(R1)+i(R2) ' can be obtained from the below line.
.print itotal = par ( ' i(R1)+i(R2) ' )
But, I don't know how to obtain...
Hi, I am trying to design BJT circuit using TSMC 180nm BCD gen 2 process.
It is my first BJT circuit. so i'm worried whether the fabricated circuit will work well as simulated or not.
TSMC gives unit cells of BJT. I will place a thousand of BJT unit cell to drive large currents.
Is it works...
Hi, i am trying to design on-chip output BJT amplifiers using a NPN and PNP BJT pair.
I have a question for the BJT sizing (or choosing).
For designing CMOS devices such as inverter, usually, the NMOS and PMOS pair were chosen by comparing the Id vs Vds curves of NMOS and PMOS.
In the case of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
