Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Constraining INPUT paths >> Pros/Cons of using a virtual clock vs. a generated clock
All,
A question about constraining INPUT paths (in an SDC file). What are the Pros/Cons of using a virtual clock vs. a generated clock in order to constrain In2Reg Paths ?
Thx.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
