Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Check out the **broken link removed**.
I took VOL @ Io = 100µA and did the calculations for both the typical voltage and the maximum voltage for that current. Please check my math:
**broken link removed**
Good point. I believe you're referring to Figure 18. Doesn't seem like there's a...
Hmmm....the values in the data sheets I've been looking at aren't very tight. So after calculations I get source impedances which range from 0Ω to 2kΩ. It seems like measuring under my specific conditions might be the way to go. Also, I think I might be able to scrounge up an extra op amp...
So if I understand you correctly, even when using a device with a "Symmetrical Output Impedance" there can still be impedance variations (albeit smaller than usual) between the two output states. In spite of that, no matter what IC I use (symmetrical or not) I should always try to find out the...
I've been reading through datasheets for various digital buffers and inverters. Few list "Symmetrical Output Impedance" as a feature. Here are a couple sheets that mention this:
**broken link removed**
On-Semi MC74HC1GU04
I was wondering if anyone can go into the specifics of this feature...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
