Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi ppl,
I was wondering why RAM chips are placed opposite to each other i.e in the first and the last layer of the PCB. I have noticed this positioning in the PC RAM's and few embedded devices. Is there any specific reason for this ?
Thanks
Clock Gating
Why do people suggest to avoid clock gating...?
I came across that if we use clock gating in a module then, we'll not be able to use scan chain in that module. Is it because of that...?
Thanks
Re: feedback input
I'm not sure whether this will work.
Try using inout.
Also make it in to a sub module and while you instantiate in higher level module try to feedback the output to the input.
Re: Switch
You are probably doing the wrong way. Are the signals DC or AC...?
You can use a MOSFET.
You can connect A to the drain, C to the source and B to the Gate of the MOSFET.
I think it will work.
verilog code for sequence detector
Hi Haneet,
Do you need the solution...?
If so what do you want...? Just the state diagram, the digital circuit or the verilog code for it...?
If you want to learn to design it by yourself then you have to learn state machines from a good Digital Electronics Book.
thinning image matlab code
Hi ammarkadir,
If you want to get the skeleton of a shape, the i could suggest a simple way.
You can find the distance transform, the apply a laplacian of gaussian filter to it.
Its simple in matlab.
It would be like this
D = bwdist(BW);
h = fspecial('log', hsize...
divide by n counter
Hi ppl,
I wanna know the difference between mod n counter and divide by n counter.
that mod n counter counts from 0,1,2...n-1 but divide by n counter can count from nay value to any vale such that it has n states.
Re: clocking problem
If you think there could be skew to the clocks in the 3 FPGA's, then i guess using some synchronization like PLL could solve your problem.
Re: level triggering
Hi...
Level triggering is nothing but Latches,
process (enable, data_in)
begin
if enable = '1' then
q <= data_in;
end if;
end process;
about microblaze & picoblaze soft processor
Hi...
Microblaze is just a soft processor. It is'nt a tool or software.
You have to use Platform Studio and EDK o implement it.
You can download it from the below link.
https://www.xilinx.com/support/download/index.htm
I think it has 60 days trail...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
