Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Xilinx ISim doesn't...simulate [solved]
Ok I know this should just be a "go read the manual" thing, but I have and it still doesn't work with even the simplest modules. Can someone explain what I'm doing wrong.
My Procedure:
1) new project
2) new module: test.v
module test(input clk, output...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
