Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
this is a basic question. I am trying to understand better timing requirements for building digital circuits e.g. 800 MHz clock frequency.
1) What simple circuit could be simulated that would meet this frequency? (I would like to build a spice netlist, e.g. logic + flip flop)?
2) How do...