Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
if you want to use two 8-bit adders, you use the adder with carry bit.
1, lower 8 bits add together. get the low carry bit
2, higher 8 bits add with the low carry bit. the result will be 17bit if you care the carry.
isolation cell always on
in my thought, below 90nm process, there have ISO cells etc in the library. most these ISO cell ans same as AND or OR gate, I think you can refer to these two cells and create a new ISO for your use.
clock gating setup hold
About clock gating setup & hold check, different clock gating cell (such as AND, OR and NOR etc.) and different active edge of launch/gated clock will make this checking several combination. you can refer to the timing report and review your design to understand more and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
