Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by littlechip

  1. L

    SOC ENCOUNTER PROBLEM for footprints

    SOC ENCOUNTER PROBLEM define it in the config file
  2. L

    physical verification

    import the netlist which is from PR tool into the virtuoso to generate the schmatic of the design and then export the cdl netlist from the schmatic, it works better than use V2LVS, and you can avoid some problem
  3. L

    metal current density and metal unit resistance

    hi,you can find metal current density in the design rule (pdf file) and in the tech file LEF you can find the metal unit resistance ,good luck
See more

Part and Inventory Search

Back
Top