Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by linam

  1. L

    convert Floating point to fix point

    I have some matrix which has floating point member I convert them to fix point with this method that I divide all of them with the largest number value of them and then I get all value between-1 to 1. then I multiply them with 2**(N-1)-1 whereas N is the number of bits that present this value as...
  2. L

    convert Floating point to fix point

    thanks for reply, but it doesn't work again because std_logic_vector( to_unsigned( integer(0.00244*real(2**12)), 12) ) is less than 1 and it becomes 0.99918(however I used (0.00244*real(2**11) in the previous post because of signed number). In addition, I had some floating point numbers which I...
  3. L

    convert Floating point to fix point

    hi, I want to convert a small floating point number to a fix point in VHDL to show it in a 12 bit std_logic_vector signal. the number is .000244. if I use scalling method for that I can't convert it because after scaling it becomes 0.499468 and it's again a floating point number. how to resolve...
  4. L

    RFID effect with 39 dbi power

    hi, I'm an embedded system programmer and I have worked with RFID module and Antenna for 1.5 year. our company products work on UHF band and they have antenna with 9 dbi and RFID module with 30 dbi power, totally our products work on 39 dbi power. I'm wondering if the power and RFID's...
  5. L

    getting and passing data in CPLD

    Hi Klaus, thanks for replying input and output clk are synchronous and I should create 20 Mhz clk from the input clk. Input clk come from external 25 mhz oscillator. In fact, I want to obtain 48 bits data with 20 Mhz from 8 bits input data with 25 Mhz frequency. I was wondering if it's...
  6. L

    getting and passing data in CPLD

    Hi, Is it possible to get 8 bit input data with 25 Mhz frequency and convert the data after 6 cycle to 48 bit output data at 20 Mhz frequency using x95 CPLD families?
  7. L

    fixed point multiply accumulate in VHDL for Xilnx FPGA

    Hi, this link may help you http://forums.xilinx.com/t5/DSP-and-Video/converting-floating-point-values-to-fixed-point/td-p/210721
  8. L

    SystemC library for qt

    Hi, I used to work with visual studio and add systemC library to it but now, I want to work with qt. Is there any systemC library for qt? I've used qt 5.4 on Ubuntu 14.4.
  9. L

    [SOLVED] Using CPLD on FPGA Board

    Hi Dear KlausSt, my question is about reason of using CPLD, I'm wondering why is CPLD used? why is cpld used such as a bridge between FPGA and other IC? I know my question is general and thank you for your response. I'm confused about using CPLD on FPGA board. I don't know why do pins of a...
  10. L

    Cortex R4 Processor frequency Enhancement

    see this link, it may help you http://forums.xilinx.com/t5/General-Technical-Discussion/negative-Slack/td-p/548530
  11. L

    [SOLVED] Using CPLD on FPGA Board

    hi, is it necessary using CPLD to connect pins of an IC for example RS485 IC to FPGA pins on a FPGA board? why do we connect CPLD pins with FPGA I/O pins?
See more

Part and Inventory Search

Back
Top