Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for the reply!!
After the completion of the photodiode layout, I added a dummy diode layer to match the schematic diode of similar diode junctions. The LvS is passed, but during post-layout simulations, the I-V curve is the same as that of the schematic normal diode (Not a photodiode)...
Thanks for the response. Sorry for the late reply, I was busy with another deadline.
I understood we want a symbol view. Can you please elaborate on aux views and how to create symbol and aux views?
Can you please explain in a bit of detail how to make a similar schematic (as the same device...
Thanks for the reply. How to generate a schematic view from the layout? Can you please elaborate on "have the Layout view know that this is his master "?
Thanks.
I have designed a custom diode in cadence virtuoso (layoutL). For LVS, we need a schematic of the photodiode, which is not available in the tsmc .18 pdk. But it did pass the DRC. Now, I want to extract the device (not only parasitics) from the layout and make a schematic out of it.
I tried...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
