Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
synopsys liberty power computation
Hi, rajesh9999
Thanks for reminding me.
I've checked the databook. It's Short Circuit power not Switching power.
And, libraray vendor gives a formula to estimate the switching power. That is ½×C×V²×Ftoggle.
As referred to complex cells, i found no...
synopsys .lib internal power
Can anybody tell me how to estimate the power consumption in synopsys .lib file?
What's the Unit, uW/MHz?
eg: 0.18um inverter
If i use C×Vdd²×f to calculate the dynamic power, then 0.00200pF loading matches the result (0.00200p×1.8²×1MHz = 0.00648uW, which is less...
NCsim.
I just didn't want the assert the mirror NOTE in log file.
So i changed the parameter in probe like this
---> verbose => false
My i wrong? I'll try again...
Thanks for your quick response. :D
Hi, Ajeetha
It works. Thank you.
But, how can i avoid printing NOTE on log file such as:
ASSERT/NOTE (time ***)
The value of obeject :*:*:* has been mirrored to object :*
I've tried to set the parameter 'verbose' to 'false', but it still appears.
The log file looks in mess.:cry:
vhdl hierarchical reference
Hi, guys
I'm a fresh men in VHDL verification.
Can anybody tell me how to access internal hierarchical name in Cadence NClaunch?
I've tried 'Signal Spy' in ModelSim and it works well. Just didn't know how to access internal signals in Cadence and what's the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
