Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
cmos dynamic comparators
HI! friends
I'm simulation with a dynamic comparator, but meet a problem i can't resolve it.
There are two simulation result, fig 1 is my simulation result, fig 2 is i want to get result.
The simuation parameter are following
Vref+ =Vref1 =1.9V
Vref- =Vref2 =1.1V
Vin+...
HI!Btrend, sigmadelta and chency
Thank for you reply my question!
I have two way to produce voltage reference in overall circuit
One way, Maybe i can shared a common resistor string determine resistor value produce these voltage reference
for 1.5bit and 2bit sub-adc (fig 1)
My sub-adc(flash...
HI!chency
Thank for you reply my question!
This is my 1.5bit and 2bit schematic
use fully differential signal ±Vin and ±Vref
if ±Vref=1, I need to produce those are voltage reference
Can i use this schematic?
Are these schematic correct or incorrect?
Thanks for your help!
Thanks for gevy ^^
But how to completely?
1.5 bit sub-adc need Vref between +1/4Vref and -1/4Vref
2 bit sub-adc need Vref between +1/2Vref, 0 and -1/2Vref
I'm read IEEE paper, A 10b 20Msamples/s analog to digital converver, P354
"each core stage contained an ADSC and DAC that shared a common...
Hi! friend
I'm begin study pipeline adc architecture
I met a problem anybody can help me?please!
Pipeline adc have 1.5bit and 2bit sub-adc
1.5 bit sub-adc need Vref between +1/4Vref and -1/4Vref
2 bit sub-adc need Vref between +1/2Vref, 0 and -1/2Vref
How can i produce these voltage...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
