Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The picture shows my schematic circuit. The reference voltage is compared with the VQ to charge/discharge the capacitor. The VQ is triangle wave and output is sawtooth wave. When Vdd has small supply induce error, the time to close/open the transistor M1-2,M6-7 change which affect the final...
Sorry for the unclear expression. A comparator is used to obatin a oscillator. However, I find that if Vdd change and
Vref doesn't change, the output frequency will largely change, which means stable voltage of Vref will reasult poor supply pushing. Thus, I try to make this voltage change...
In the circuit, I want to compare the voltage reference Vref and source voltage Vdd. It is necessary to make Vref change with Vdd, which means a constant voltage is supposed to connect between this two voltage. But I have no idea what structure can achieve this.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
