Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by leichen_gy

  1. L

    Qustions about Allen’s Book

    Hi Terry, In answering your first query, Allen is emphasizing the importance of 1/f noise not only at low frequency, but also at high frequency around clock frequency. He then gives high frequency MOSFET VCO as an example. This is to clear our common misunderstanding that since 1/f noise is...
  2. L

    Looking for resources to learn Cadence

    Re: help !cadence ! cadence manual and reference provide more than enough information. Open up the design environment and try out, refer to the manual when you are stuck. Happy learning!
  3. L

    about fully differential OP input offset voltage

    Not true. there are two main contributors to the offset, the systematic offset and the random offset, by considering a fully differential amplifier, everything is symetrical, you may get a small enough systematic offset, whereas random offset depends on transistors' matching, so it's...
  4. L

    How to stream out the layout in Virtuoso to GDSII file?

    Re: transfer layout to GDSii Hi Loverrf, a search on google returned me this, maybe helpful to you to understand what the streamLayerMapTable looks like. https://www-bsac.eecs.berkeley.edu/~cadence/tools/layermap.html
  5. L

    doubt on simulating the startup circuit

    I am sorry sunjiao3, I forgot to mention that I had no startup circuit with my problematic bandgap circuit. To study the effect of the startup circuit, I have had the opportunity to build two bandgap circuits, one without startup, the other one with startup, the rest are the same. For both, an...
  6. L

    How much will two NMOSFET with the same dimension differ?

    Re: question on mismatch very very unlikely you will get one slow, one fast. those corners are to take care of absolute vairations from lot to lot, run to run.
  7. L

    doubt on simulating the startup circuit

    A starup is always required for the actual circuit to start properly everytime you power on. I had a very bad experience, my bandgap couldn't start. Really! It couldn't start. The problem with your simulation is, it never takes care of the offset. I later figured out it's due to offset issue...
  8. L

    How to stream out the layout in Virtuoso to GDSII file?

    Re: transfer layout to GDSii In step 4, you may also want to specify the streamLayerMapTable, which controls which layers you are going to stream out

Part and Inventory Search

Back
Top