Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: virtuoso help
Hi sekaps,
Then you mean it is impossbile to automatically construct a physical layout in Cadence Virtuoso XL using a netlist generated from, let's say, Xilnx Synthesis Technology (XST) ?
But in the Virtuoso XL Layout Editor User guide, it seems possible (page 88) : in CIW...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
