Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by leehying

  1. L

    Join us to Starting a Design House in Jiaxing China

    We are going to starting a design house in Jiaxing next to Shanghai. The Corp. will focus on li-battery application. I am Tony, used to work at Fairchild, graduated from SEU. Email me at sv@sovan.com.cn, wechat: 15021335504.
  2. L

    Need help to design led drivers with dimming capabilities

    I = V/R, V constant, R(i.e. LEDs) constant, how can I vary?! You may need a fast transient DCDC to step its output between e.g. 1V (LED off) and 3V(LED on). -------- MPEW (Manage Power in an Efficient Way) We are a team good at power and battery management IC/IP design. Mail leehying@163.com...
  3. L

    [SOLVED] What is the correct way to bias PMOS and NMOS cascodes

    Diarmuid, Then the bias voltage will have larger variation over fs or sf corner. It means in order to keep the non-cascode MOS in saturation, the output range will be narrower. BR -------- MPEW (Manage Power in an Efficient Way) We are a team capable of power and battery management IC/IP...
  4. L

    Reference voltage and full scale range in ADC

    Assuming the ref voltage large enough. I think the ref voltage should as close to the full scale as possible. Because the larger the input signal value comparing to the ref, the higher SNR.
  5. L

    Analog differential input - how to make it measure 0V when floating

    Is it OK to short the inputs togather.
  6. L

    [SOLVED] LDO pass transistor design

    Hi, Step 1, find out or define the min OCM(output common) voltage; Step 2, apply this min OCM to the gate in your attached SCH; Step 3, SIM it with width swept at max load, and ss corner, and hot temp; Step 4, find the width that VDD - VOUT < specified dropout in the SIM result.
  7. L

    Bias current for Opamp in bandgap

    Hi, With only 5uA current, I believe your bandgap wont drive large RES/CAP load. So either two stage miller opamp or folded cascode opamp should be OK Come on! Design it first.
  8. L

    Need help! bandgap design

    Hi, I will tell that it's definitely impossible to have a bandgap with +/-0.5mV accuracy over PVT. You need to review your requirement. Lee
  9. L

    How to simulate an Opamp for input common mode range (ICMR)

    Hi, The OP must have some SPECs that one concerns mostly. I 'd like to define the ICMR, in which all the other SPECs meet my requirement.
  10. L

    glitch prevention in Power On Reset circuit ??

    Generally, you need a bandgap-OK signal generating circuit, and some delay after the bandgap-OK signal, then enable the comparator.
  11. L

    LDO transient response

    Hi, I do not think it can handle the load transient, even you figure out the stability issue.
  12. L

    LDO transient response

    Hi, What about your load current, and output cap.. LEE
  13. L

    Mismatch simulation for offset of an OTA

    Hi, In HSPICE, we use variation block to define the input parameter, including std. (sigma) and ... When monte carlo analysis is performed, the sigma parameter has nothing to do with the sim output. Which means you have to do the statistics yourself. LEE
  14. L

    Question on using CMFB

    Hi, OK, you did it. But try to answer those following Q: What is output CM? Who determine the output CM? If nobody, you should have it determined. LEE
  15. L

    questions about CMFB circuits

    Hi, Vcmc is connected to somewhere like the gate of the 'to be biased' MOS, am I right? If yes, then is the voltage of Vcmc important? LEE

Part and Inventory Search

Back
Top