Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How would I replicate this VHDL process into Verilog?
begin
inputa <= (others => '-');
inputb <= (others => '-');
outputa <= "-";
if a = '1' then b := "1"; else b := "0"; end if;
then inputa, input b, and outputa is
signal inputa, inputb, outputa : unsigned(31 downto 0);
a...
How would I replicate this VHDL process into Verilog
adding : process(a, b, inaddress, out) is
variable addm :unsigned(32 downto 0);
begin
addm := ('0' & a) + ('0' & b) + inaddress;
out <= addm(31 downto 0);
inout_t <= addm(32);
backout <= (addm(31) and not a(31) and not b(31)) or...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
