Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As with many in this discussion, I am having a hard time wrapping my mind around clock uncertainty. Is this just a knob that you turn up if you think you are having clock problems??? It would seem that the Design Tool (Quartus in my case) would have the best shot at adding up the delays and...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
