Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
when we have two different potentials in our circuit. Then in layout we put some spacing between those two devices/metals as per the technology
can anyone please tell me the reason for that (i know one reason i.e, due to noise frequency cross talk may occur,other than this is there any reason)...
hello dick_freebird,
thanks for your response, is "antenna diode" is same as pn diode or else is it different?. i didnt have any practical idea about this diode insertion (how to place in layout when antenna occur) can you show any pictorial representation of it, if possible
Regards
layout
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
