Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
For the schematic, use a 5V pmos & nmos device with a parasitic diode. However, when layout, the sub-block uses a basic 5V device with no parasitic diode, because it shares the guard ring at the top level with other blocks. Is there a way to complete the LVS without drawing the guard ring...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
