Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
difference b/w serial and parallel communication
hie
m working on AES encryptor project, i have designed RTL core of the AES encryptor in verilog HDL and chkd it's validity by simulating it, now i am intrested to check response of core by configure the FPGA and by interfacing FPGA to the...
i am working on implementation of AES on FPGA,i have made it's core and simulate it, now i am interested to check validity of my core after implementation on FPGA. kindly suggest me, that how can i check my core performance after implemented it in FPGA.
regards
kzirshan
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
