Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kvsidhi

  1. K

    I wonder the reasons of too large leakage current

    Are there any transition violations in the design, This could be the one probable reason to have more leakage currents... -Sid
  2. K

    Question about syncpin & ignorpin define in CTS?

    cts + sync pin In Astro terms, Ignore pins is the point where astro stops building tree generation . Astro CTS engine considers ignore pin as a leaf pin to be balanced with all other leaf pins. Sync pin : Astro also considers a sync pin as a leaf pin to be balanced with all other leaf pins...
  3. K

    Need Quick ramp up doc on Calibre physical verification

    Hi Friends, Iam looking for a quick ramp up on physical verification on Calibre. If any one is having such doc, Can you please share with me. Looking for a positive reply, -Sid
  4. K

    Physics behind metal slotting !!

    metal slotting wide metal Hi , I would like to know the physics behind wide metal slotting in ASIC fabrication. Is anyway this metal slotting helps in getting rid of EM problems. If so Please let me know how It is ?? Any document is more helpful. Regards, -Sidhi
  5. K

    Need Info on ASIC packaging !!

    asic packaging Hi Experts, Iam new to ASIC packaging simulation. I would be greatful to you , if someone can give me some pointers and material on ASIC packaging. Any tutorials are also welcome with great thanks... -Sidhi
  6. K

    .13 vs .18 process - some ideas needed

    Hi , Generally Synthesis tool looks more delay between nets when it shifts from 0.18 to 0.13 u technology. (tool takes more delay for wire delays). This may be the case you are getting worser delay. :!: Let me know whether you are talking about logical synthesis or physical synthesis...
  7. K

    Does any one in this forum Know about available 64KX32 SRAM

    Thing is, TSMC provided memory compiler can generate a maximum of 8KX32 size.. To get the size i required I need to instanciate 8 times, which increaseing my die size a lot. and the same time the power is also becoming critical. Can some one tell custome made memory where size and power are...
  8. K

    Links to ASIC books for beginners

    ASIC by jhon sebastian smith. for primers..
  9. K

    Does any one in this forum Know about available 64KX32 SRAM

    Hi, Does Any one in this forum knows about availability of SRAM with configuration of 64KX32 memory. Would be great if any compiler can generate (TSMC approved). Any embedded memory availability is also appreciated.

Part and Inventory Search

Back
Top