Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all, Can any one solve my problem??? While synthesizing following code I'm getting following error::
""""Statements in this 'always' block are outside the scope of synthesis policy. Only an 'if' statement is allowed at the top level in this always block.""""
always @(negedge scl or...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
