Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
case(f4Cnt)
'd0:
begin
a <= b+1;
f4Cnt <= f4Cnt+1;
end
'd1:
begin
a <= b+1;
f4Cnt <= f4Cnt+1;
end
'd2,
'd3,
'd4,
'd5:
begin
a <= c+1;
f4Cnt <= f4Cnt+1;
end
default:
begin
a <= 'd0;
f4Cnt <= 'd0;
end
endcase
...
The question is what the operation will be in state...
I have the embedded system design & linux software tutorial from Xilinx. Pls email busdoctor08@gmail.com
I will send you the complete material if u willing to pay me. :)
fpga final year project
FPGA Final Year Project Service for degree/master student in Malaysia.
- Completed design source code (VHDL + Verilog)
- Fully description on Project.
- Proven Working Design.
- Reduce your time on debugging without good knowledge in FPGA
- On-site train you the whole...
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
How to disable this warning message? Why it trying to complain for?
Thanks.
in library declaration:
library IEEE;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;
How to convert integer into logic vector by using function in numeric_std? As i known, integer-> logic vector availabe in library std_logic_arith. But , we're not allow...
1) Non Blocking Assign
assign a <= b;
2) Blocking Assign
assign a = b;
What is the actual difference between case 1 and case 2?
All the Verilog Coding Standard suggest case 2 as formal way.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
